Tags and keywords
A Signal NSig is sent from a part for NestTX to a part for NestRX. For comparison three Signal send cases are shown:
- Send direct to a 'target' rx:NestRXand not via any Connector (shown in light yellow).
- Send via the outer "nesting" Port oi:F_Nestervia theouterConnector (shown in blue).
- 
Send via the inner nested Port o:F_NSigvia theinner1Connector (shown in magenta).
NSig and printed at the receiver.
video_sim
              
          Note that:
      Also, the naming of 'onNestedPort' in the SysMLv1 spec is slightly confusing, as here it is a "nesting" Port oi:F_Nester with a Type that HAS nested Ports, the nested Port o:F_NSig is assigned to 'onPort'.
Watch a high resolution version of the  video on Vimeo.
Learn SysML for MBSE with the Webel IT Australia Live Online web seminar or On-Site course!
Please   email or phone Webel IT Australia on  +61 405 029 008 to arrange On-Site, Off-Site, or Live Online remote web training seminars and workshops.
  Webel IT Australia is an OMG-Accredited Training Provider for SysML!
 
    
 
