SysPhS-1.1: When RealSignalInElement or RealSignalOutElement are used to type a SysML Port, assignments to the FlowProperty 'rSig' map to the Port name (only) when mapped to Modelica.

Icon class

icon_class

far fa-sticky-note

icon_class_computed

far fa-sticky-note

Note kind

Specification keywords

UML keywords

SysMLv1.x keywords

SysPhS Keywords

Relates to

Related notes

Related notes (backlinks)

Related snippets (extracts)

Visit also

Visit also (backlinks)

Flags

We are Australia's Systems Modeling Language (SysML^®) and Model-Based Systems Engineering (MBSE) specialists!

Catch our SysMLv2 Workshop Course deal 25% off all bookings
fully pre-paid by 30th June 2026!

Learn at your own pace with our SysMLv2 Online self-study course with Quizzes and worked exercises!

Save 25% off Live Online SysMLv2 or v1 web sessions for individuals before 30th June 2026!

Learn about our 25% off deals for all SysMLv2 and v1 training products until Australian EOFY 30 June 2026!

SysMLv1 slide set PDFs now available for purchase!

Home of the Webel Parsing Analysis recipe for Model-Based Systems Engineering with SysML^®