Learn about Webel's comprehensive SysMLv2 Workshop Seminar course!
Webel now has a SysMLv2 Online Self-Study course with self-test Quizzes!
Learn about the Webel Q&A     online self-testing system for SysML v2/v1

Figure 22 shows an example signal flow application. The block Spring has two ports u and y, of type RealInSignalElement and RealOutSignalElement from the signal flow library ..., respectively.

Icon class
icon_class
fas fa-quote-left
icon_class_computed
fas fa-quote-left
Related content
Figure 22: Ports for signal flow in SysML
SysPhS-1.1: p.30: text and Figure 22: Incorrect references to 'RealInSignalElement' and 'RealOutSignalElement' (should be RealSignalInElement, RealSignalOutElement)
Source
SysPhS-1.1
Copyright information
About Object Management Group copyright in text extracts quoted from OMG specifications for educational purposes
Snippet kind
INFO
UML keywords
Port
SysML keywords
"standard" Port
SysPhS Keywords
RealSignalInElement
RealSignalOutElement
Keywords
Previous snippet
Full quote
Figure 22 shows an example signal flow application. The block Spring has two ports u and y, of type RealInSignalElement and RealOutSignalElement from the signal flow library (see Subclause 11.2.1), respectively.
Next snippet
RealInSignalElement has an in flow property rsig, while RealOutSignalElement has the same property with an out direction.
SysPhS-1.1: p.30: text and Figure 22: Incorrect references to 'RealInSignalElement' and 'RealOutSignalElement' (should be RealSignalInElement, RealSignalOutElement)
Related snippets
Related snippets (backlinks)
RealInSignalElement has an in flow property rsig, while RealOutSignalElement has the same property with an out direction.
Visit also
Visit also (backlinks)