This page identifies a possible issue, inconsistency, concern, error, or bug!
One of the ways Webel IT Australia helps promote tools, technologies, and languages is by donating a lot of time identifying, tracking, and reporting potential issues, in order to help vendors and developers improve the tools and technologies. In some cases, we also offer workarounds and advice for users. All issues tracked on our public site are offered most constructively and with sincerest gratitude to the tool vendors and technology developers.
DISCLAIMER: Vendors do not officially endorse issue analysis by Webel IT Australia.
p.30: 'has an in flow property rsig'
p.38: 'f is bound to the signal coming in through port u, which has a type with an in flow property rsig'
p.38: 'pos is bound to the signal going out through port y, which has a type with an out flow property rsig'
p.38: Figure 25: u.rsig and y.rsig
p.47: Figure 29: do / y.rsig:=8 and do / y.rsig:=3